

**National Workshop on
IC-SYSTEM DESIGN**

24th & 25th February 2012

REGISTRATION FORM

1. Name :

2. Qualification :

3. Designation :

3. Experience :

4. Address :

4. Registration Details

(Demand draft may be drawn in favour of **"The Registrar, Karunya University"** payable at Coimbatore)

Amount..... DD.No

Date..... Bank:

5. Phone: Mobile:

6. Email :

7. Signature :.....

Signature & Seal of the Principal

ORGANIZING COMMITTEE

Chief Patron : Dr.Paul Dhinakaran
Founder & Chancellor
Karunya University

Patron : Dr.Paul P. Appasamy
Vice Chancellor
Karunya University

President : Dr.(Mrs.) Anne Mary Fernandez
Registrar
Karunya University

Chairman : Dr.(Mrs.) G. Josemin Bala
Professor and Head
Department of ECE

Conveners : Mr. G. Manoj, Asst. Prof.
Mr. Manikandan, Asst. Prof.
Ms. J. Grace Jency, Asst. Prof.
Mr. Samson Immanuel.J, Asst. Prof.
Mrs. Shylu Sam, Asst. Prof. (SG)

Coordinator : Mrs. Thusnavis Bella Mary,
Asst. Prof.
Mr. Shajin Prince, Lecturer
Ms. Evleyn, Lecturer

**FOR FURTHER INFORMATION PLEASE
CONTACT**

Mr. G. Manoj & Ms.J.Grace Jency
Assistant Professor
Dept of Electronics & Communication Engineering
Karunya School of Electrical sciences
Karunya University, Karunya Nagar,
Coimbatore – 641 114.
Tamil Nadu.India
Phone: 0422-2614393, Extn. 4122
9790126304, 9486073383
Email:manojpillai@karunya.edu, gracegency@karunya.edu



Karunya UNIVERSITY

(Karunya Institute of Technology & Sciences)
Declared as a Deemed to be University under sec. 3 of the UGC Act, 1956

**National Workshop
On
IC SYSTEM DESIGN
24th & 25th February 2012**



Organized by

**Department of Electronics and Communication
Engineering**

**Karunya School of Electrical Sciences
KARUNYA UNIVERSITY
Coimbatore – 641 114**

Website: www.karunya.edu

THE OBJECTIVE

The aim of this workshop is to give an overview and hands-on experience to the participants on the state-of-the-art EDA tools for VLSI Design. This workshop will comprise of lectures focussing the research areas on VLSI followed by hands-on training on CMOS Analog and Digital design using CADENCE. The participants will have an exposure to the Circuit design & Simulation, Layout design, DRC, Physical Verification, Extraction, with hands-on session on the design and simulation tools (CIC flow, Virtuoso, Spectre, etc.) and a real experience of using the standard cell design flow which is required for ASIC design. This course will be a great experience for the people who are interested to learn the techniques of Analog IC Design as well.

ABOUT THE UNIVERSITY

Karunya University, formerly Karunya Institute of Technology and Sciences (KITS) was established in 1986 by the founders Dr. D.G.S. Dhinakaran and Dr. Paul Dhinakaran. Making rapid progress ever since, the Institute has now grown into a university winning recognitions and awards on its way: Best Engineering College in Tamilnadu (1996), first-ever autonomous self-financing college (2000), Deemed University (2004) and University (2006). The Institution has excellent academic, research and extra-curricular facilities effectively utilized by well-qualified and dedicated faculty and over 7500 students. UG, PG and PhD programs are offered in the fields of Engineering, Technology and Management. Karunya University is into its 25th year of service in Higher education with specific focus on Engineering and Technology.

ABOUT THE DEPARTMENT

The Department of Electronics and Communication Engineering at Karunya University has a top level quality assessment rating for teaching, and reputation for research. It is established in the year 1986 with an avowed intent of raising highly qualified engineers and researches that can make substantial contribution to the field of Electronics and Communication Engineering. The Electronics and Communication Engineering Department has 1200 students. The Department has well equipped laboratories such as VLSI Design, DSP, Microwave, RF Communication system, Microprocessor, Microcontroller, Linear and Digital IC and Electronics Labs. The Electronics and Communication Hi-Tech Organization (ECHO) instituted in the department conducts regular technical activities like Quiz, Paper Presentation and weekly Seminars. The department has signed MoU with Tata Elxsi, Jasmin InfoTech, Tessolve Services, ni2 solutions and TRI Techno solutions and many more

ABOUT CADENCE

Cadence Design Systems, a leader in EDA technologies with a vision of being an indispensable partner of VLSI design. Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence® software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems Cadence EDA platforms, allowing students to use the technologies and develop the skill sets required in the real world.

Cadence's product offerings are targeted at various types of design and verification tasks which include: Virtuoso Platform - Tools for designing full-custom integrated circuits includes schematic entry, behavioral modeling (Verilog-AMS), circuit simulation, full custom layout, physical verification, extraction and back-annotation. Used mainly for analog, mixed-signal, RF, and standard-cell designs, but also memory and FPGA designs.

Encounter Platform - Tools for creation of digital integrated circuits, this includes Floor planning, synthesis, test, and place and route. Incisive Platform - Tools for simulation and functional verification of RTL including Verilog, VHDL and SystemC based models, includes formal verification, formal equivalence checking, hardware acceleration, and emulation. Verification IP (VIP) Cadence provides the broadest set of commercial VIP available with over 30 protocols in its VIP Portfolio.. Cadence - Tools for smaller design teams and individual PCB designers.

REGISTRATION FEES

Category	INR
Research Scholars / Students	1500
Participants from Industry / R&D organizations	2000

Note: Limited number of seats available. Register on or before 15th February 2012

No spot admission will be entertained. Only pre-registered candidates will be admitted.